FORM PTO-1449 (SUBSTITUTE) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE STATEMENT BY APPLICANT (37 CFR 1.98(b))				Attorney Docket No.: M&N-IT-466 Appl. No.: Applicant: ERIC LIAU Filing Date: July 18, 2003 Group Art Unit:								
EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB	FIL	ING TE				
	4	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	DAG E	T. T	J GE NOG	02,00		,,,,				
·	3											
	2											
	5											
E		,	-									
F	=											
	3											
F	1											
1		•						`				
FOREIGN PATENT DOCUMENT												
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRAI YES					
	 +			 		<u> </u>						
K				<u> </u>	ļ							
												
	<u>v</u>				-							
<u> </u>	<u> </u>		·		<u> </u>	<u> </u>						
OTHER	R DC	·		hor, Title, Date, Pe			, ·					
81		Rudnick, E. M. et al.: "Automatic Test Generation", "Genetic Algorithms for VLSI Design, Layout and Test Automation", Prentice Hall, Upper Saddle River, NY, 1999, pp. 159-166 and pp. 179-184										
.												
EXAMINER				DATE CONSIDERED • 1/20/04								
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.												

FORM PTO-1449 (SUBSTITUTE)				Attorney Docket No.: M&N-IT-466 Appl. No.:							
U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE											
INFORMATION DISCLOSURE				Applicant: ERIC LIAU							
STATEMENT BY APPLICANT (37 CFR 1.98(b))				Filing Date: July 18, 2003 Group Art Unit:							
											
EXAMINER INITIALS		PATENT NO.	DATE	PATENTEE	CLASS	SUB CLASS		NG TE			
	Α										
	В										
	С]				
	D										
	E				Ţ						
,	F										
	G										
	Н										
	ī										
FOREIGN PATENT DOCUMENT											
		DOCUMENT NO.	DATE	COUNTRY	CLASS	SUB CLASS	TRAI YES				
-	J										
	K			•							
	L										
	М										
	N										
ОТН	ER DO	OCUMENTS (Inclu	ıding Aut	hor, Title, Date, Pe	rtinent Pa	ges, etc.) .				
BT		Rudnick, E. M. et al.: "Automatic Test Generation", "Genetic Algorithms for VLSI Design, Layout and Test Automation", Prentice Hall, Upper Saddle River, NY, 1999, pp. 159-166 and pp. 179-184									
		, 1000, pp. 100	,00 010	ор. 170°10 -1							
EXAMINER				DATE CONSIDERED							
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered.											
Include copy of this form with next communication to applicant.											